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Abstract
Dierent time scales do often occur in real-time systems, e.g., a polling real-time
system samples the environment many times per second, whereas the environment
may only change a few times per second. When these systems are modeled as (net-
works of) timed automata, the validation using symbolic model checking techniques
can signicantly be slowed down by unnecessary fragmentation of the symbolic state
space. This paper introduces a syntactical adjustment to a subset of timed automata
that addresses this fragmentation problem and that can speed-up forward symbolic
reachability analysis in a signicant way. We prove that this syntactical adjustment
does not alter reachability properties and that it indeed is eective. We illustrate
our exact acceleration technique with run-time data obtained with the model check-
ers Uppaal and Kronos. Moreover, we demonstrate that automated application of
our exact acceleration technique can signicantly speed-up the verication of the
run-time behavior of LEGO Mindstorms programs.
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1 Introduction
EÆciency is the most important aspect for practical applicability of model
checking techniques for validation and verication of systems. Nowadays, the
main problem that inhibits the large scale application of these techniques is
the state space explosion problem. The fact that the state space of systems
{ in general { grows exponentially in the size of the components, renders the
practical verication of realistic systems often impossible. The fundamental
diÆculty of this problem cannot be relieved in general, and practical solu-
tions must be found by algorithms and data structures optimized for specic
application areas.
Timed automata [4,2] are very well suited for modeling real-time systems
and protocols in which time plays an important role. The development of
symbolic techniques to represent the uncountable state space of timed au-
tomata has enabled the mechanical interpretation of logic, e.g., the temporal
logic TCTL, over timed automata [3]. This has been implemented by, e.g.,
the model checkers Uppaal and Kronos, and these tools have successfully been
applied to various case studies [16,19].
An important problem concerning symbolic model checking of timed au-
tomata, is encountered when the timed automata in a model use dierent time
scales. This, for example, is often the case for models of reactive programs
with their environment. Typically, the automata that model the reactive pro-
grams are based on microseconds whereas the automata of the environment
function in the order of seconds. This dierence can give rise to an unnec-
essary fragmentation of the symbolic state space. As a result, the time and
memory consumption of the model check process increases.
The fragmentation problem has already been encountered and described by
Hune and Iversen et al during the verication of LEGO Mindstorms programs
using Uppaal [14,15]. The symbolic state space is severely fragmented by
the busy-waiting behavior of the control program automata. This problem
can in general occur during the symbolic model checking of systems that are
modeled by timed automata. Examples include the aforementioned reactive
programs, and polling real-time systems, e.g., programmable logic controllers
[11]. The validation of communication protocols will probably also suer from
the fragmentation problem when the context of the protocol is taken into
account.
We propose an acceleration technique for a subset of timed automata,
namely those that contain special cycles, that addresses the fragmentation
problem. Our technique consists of a syntactical adjustment that can easily
be computed from the timed automaton itself. We prove that this syntactical
adjustment is exact with respect to reachability properties and that it can
eectively speed-up forward symbolic reachability analysis. As a result, our
approach is readily applicable using the existing model checkers. We demon-
strate the acceleration by experimental results of the verication of a toy ex-
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ample. Moreover, we explain how we can automatically apply our technique to
verify the run-time behavior of LEGO Mindstorms programs. Experimental
results show that this automated application can be very protable.
Related work. Closely related work has been done in the eld of sym-
bolic verication of systems that are modeled by a discrete control graph with
unbounded integer variables [9]. Static analysis of the control graph is used to
detect interesting cycles, of which the result of iterated execution can be com-
puted by one single meta transition. These meta transitions are then added
to the system and favored by the state space exploration algorithm, resulting
in faster exploration of the state space.
Symbolic techniques using queue-content decision diagrams, or QDDs, for
the analysis of communication protocols that are modeled by nite-state ma-
chines that communicate through unbounded FIFO-queues, also use meta
transitions to accelerate the exploration of the state space [7,8]. Special cycles
in the control-graph, e.g., the repeated receiving of messages from a channel,
are associated with meta transitions that compute all states that are reach-
able by the iterative execution of the cycle. In these approaches only a limited
class of cycles in the control graph can be accelerated due to the expressivity of
QDDs. To overcome this problem, constrained QDDs have been introduced,
that allow the acceleration of any cycle in a control graph [10].
Recently, acceleration techniques have been proposed in the setting of pa-
rameterized model checking [1,18]. The techniques, again, compute the eect
of an unbounded number of actions to accelerate the forward exploration pro-
cess.
Moller's \parking" approach to the sketched fragmentation problem is, like
our approach, based on a syntactical adjustment of timed automata to speed-
up the state space exploration [17]. The parking idea is more general than ours,
but our method is exact, whereas parking is mostly an over-approximation.
Moller applies his approach to an example somewhat larger than our examples,
and measures speed-ups in the same order of magnitude as we do. We think
that both methods show promises for handling the fragmentation problem.
In a sense, the syntactical adjustment of our approach also is a meta tran-
sition that computes the result of iterated execution of a cycle in the timed
automaton. Using a breadth-rst search order then guarantees that the ex-
ploration of this meta transition is not postponed. As far as we know this is
the rst application of acceleration techniques to timed automata.
Outline. In section 2 we briey introduce the theory of timed automata
and the semantics of reachability. We also discuss the forward symbolic reach-
ability analysis, as performed by Uppaal. Moreover, using an example we illus-
trate why dierent time scales in models can increase the reachable symbolic
state space. In section 3 we dene our syntactic adjustment and we prove
that it is exact with respect to reachability and that it indeed is eective. In
section 4 we show experimental results obtained with Uppaal and Kronos for
a toy example. Moreover, we explain the automated application and we show
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experimental results. Finally, in section 5 we discuss our technique and we
state the possibilities for future work.
2 Timed automata
This section has been based on the work of Alur and Dill on the subject of
timed automata [4,2]. In order to dene nite automata that use real valued
clocks, the set of clock constraints over a set of clock variables is dened. Let
X be a set of clock variables, then the set (X) of clock constraints  is
dened by the following grammar, where x 2 X, c 2 N, and  denotes one of
the binary relations <;;=; or >.
 := x  c j
1
^ 
2
A clock interpretation  for a set X is a mapping from X to R
+
, where R
+
denotes the set of positive real numbers including zero. A clock interpretation
 for X satises a clock constraint  over X, denoted by  j= , if and only
if  evaluates to true with the values for the clocks given by . For Æ 2 R
+
,
 + Æ denotes the clock interpretation which maps every clock x to the value
(x) + Æ. For a set Y  X, [Y := 0] denotes the clock interpretation for X
which assigns 0 to each x 2 Y and agrees with  over the rest of the clocks.
We let  (X) denote the set of all clock interpretations for X.
Denition 2.1 The tuple (L; l
0
;; X; I; E) denes a timed automaton, where
L is a nite set of locations, l
0
2 L is the initial location,  is a nite set of
labels, X is a nite set of clocks, I is a mapping that labels each location
l 2 L with some clock constraint in (X) and E  L(X) 2
X
L is
a set of edges. An edge (l; a; ; ; l
0
) represents a transition from location l to
location l
0
on the symbol a. The clock constraint  species when the edge is
enabled and the set   X gives the clocks to be reset with this edge.
Example 2.2 As a running example throughout this and the next sections,
we use the timed automaton depicted in gure 1 in the Uppaal notation.
The locations are depicted as vertices labeled with the name of the location.
L3
L2
y<=5
L0
y<=2 L4
L1
y<=4
y>3
y:=0
y>=3 z>=LARGE
y:=0y>=1
Fig. 1. Timed automaton P .
Location L3 is the initial location. The set of labels consists only of the empty
label  , that is not depicted. The clocks are y and z. The invariant mapping
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I is given by the bold clock constraints depicted at the locations. If a location
has no clock constraint associated with it, then we assume that the invariant
for that location is true. The edges may be labeled with a clock constraint
and a set of clocks. If an edge is not labeled with a clock constraint, then the
guard of this edge is true. If an edge is not labeled with a set of clocks, then
no clocks are reset on the edge, i.e.  = ; for that edge. Finally, the object
LARGE that appears in a clock guard on the edge from location L0 to L4 is a
constant natural number.
The timed automaton of gure 1 oers a simplied modeling of a control
program combined with an environment. The cycle L0, L1, L2 corresponds
to cyclic execution of a control program consisting of three atomic instruc-
tions with the invariants and guards on the clock y providing execution time
information. Whenever the control cycle is in location L0, the environment
(modeled by the clock z) is consulted potentially leading to an exit of the con-
trol cycle. The size of the threshold constant LARGE determines how slow the
environment is relative to the execution time of control program instructions:
the larger the constant the slower.
The semantics of a timed automatonA is dened by associating a transition
system S
A
with it. A state of S
A
is a pair (l; ), where l is a location of A
and  is a clock interpretation for X such that  satises I(l). There are two
types of transitions in S
A
:

Let Æ 2 R
+
. We say ((l; ); (l; + Æ)) is a Æ-delay transition, i + Æ
0
j= I(l)
for all 0  Æ
0
 Æ.

Let a 2 . We say ((l; ); (l
0
; 
0
)) is an a-action transition, i an edge
(l; a; ; ; l
0
) exists such that  j= , 
0
= [ := 0] and 
0
j= I(l
0
).
Using this transition system, we can dene the traces of a timed automaton.
Denition 2.3 Let M = (L; l
0
;; X; I; E) be a timed automaton. We say
that a nite or innite sequence ((l
0
; 
0
); (l
1
; 
1
); :::) is a (l; )-trace of M , if

l
0
= l and 
0
= , and

((l
i
; 
i
); (l
i+1
; 
i+1
)) is an a-action transition for some a 2  or a Æ-delay
transition for some Æ 2 R
+
, for all i  0 that appear in the sequence.
We call a (l; )-trace compressed, if that (l; )-trace starts with a delay
transition, and it does not contain two consecutive action or delay transitions.
Thus, after every action transition follows a delay transition and after every
delay transition follows an action transition. Finally, we let Tr(M) denote
the set of all (l
0
; 
init
)-traces of a timed automaton M , where l
0
is the initial
location of M and 
init
(x) = 0 for all clocks x of M .
2.1 Model checking
In this paper we are concerned with reachability properties of timed automata.
A reachability property  of a timed automaton M is of the form 93(P ),
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where P is a state property of M . The state properties P are interpreted over
the states of M , whereas the reachability properties  are interpreted over
the traces of M . For example, a reachability property for automaton P of
example 2.2 is the following:
93(L2 ^ (y<=4 _ z>20))
Informally this property means that a state (l; ), such that l = L2, and
(y)  4 or (z) > 20, is reachable. This example also demonstrates the
straightforward satisfaction relation, j=, that is used to interpret state formulas
over the states of a timed automaton.
Using the traces of a timed automaton and the satisfaction relation for the
state properties, we can dene the satisfaction relation for the reachability
properties.
Denition 2.4 For a timed automatonM and a property  = 93(P ), we say
that M satises , denoted by M j= , if a trace ((l
0
; 
0
); (l
1
; 
1
); :::) 2 Tr(M)
exists, such that (l
i
; 
i
) j= P for some i  0.
The reachability question and { more general { the timed computation
tree logic TCTL, is decidable and various model checkers exist, e.g., Uppaal
and Kronos [3,16,19]. In the next section we will explain forward symbolic
reachability analysis that is used by Uppaal and Kronos.
2.2 Forward symbolic reachability analysis
The transition system dened by a timed automaton has uncountable many
states. This renders the straightforward application of traditional nite-state
model-checking algorithms impossible. However, Alur et al introduced the
so-called regions as a nite-state symbolic technique for proving decidability
of reachability as well as model-checking for TCTL [3].
Unfortunately, the number of regions grow exponentially in the size of the
constants used in the model, and are therefore not particularly useful when
constructing eÆcient model-checking tools; this applies in particular in or
setting where large constants are to be expected due to the large dierence
in time-scale between the control program and the environment. Instead,
real-time model-checkers such as Uppaal and Kronos are based on so-called
zones, which provide a representation of convex sets of clock interpretations
as constraints on (lower and upper) bounds on individual clocks and clock
dierences. As an example consider the set of clock interpretations for the
two clocks x and y described by the following constraints:
0  x  5 7  y  12 y   x = 7
Zones may eÆciently be represented as Dierence Bounded Matrices [6,12],
which oers a canonical representation for constraint systems. Furthermore,
the canonical form allows inclusion-check as well as the eect of action and
delay transitions to be computed eÆciently (i.e. time complexity mostly
quadratic and in worst case cubic in the number of clocks)
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The model-checking engine of Uppaal performs a symbolic exploration of
the reachable symbolic state space on-the-y, starting with an initial state.
For each unexplored symbolic state, its successors due to delay and action
transitions are computed, and compared to already explored states. If a suc-
cessor has already been seen in the past, it is discarded. On the other hand,
if a successor has not yet been seen, it is added to the list of states waiting to
be further explored.
To illustrate forward symbolic exploration consider the timed automaton
of example 2.2. Depending on the value of LARGE, the cycle in automaton P
must be executed a certain (large) number of times before the edge to location
L4 is enabled. In table 1 we show the symbolic states that result from one
execution of the cycle starting in the initial state.
State # Location Zone
1 L3 y = 0 z = 0 z   y = 0
2 L2 3 < y  5 3 < z  5 z   y = 0
3 L0 0  y  2 3 < z  7 3 < z   y  5
4 L1 0  y  4 3 < z  11 3 < z   y  7
5 L2 1  y  5 4 < z  12 3 < z   y  7
6 L0 0  y  2 6 < z  14 6 < z   y  12
Table 1
Simulation data of P .
This simulation data shows that the sixth symbolic state is not contained
in the third, since the zone of the sixth symbolic state contains clock interpre-
tations that are not in the zone of the third symbolic state, and therefore this
state is explored further. In general, every new execution of the cycle gives
rise to new symbolic states.
This example illustrates the symbolic state space fragmentation (and ex-
plosion) of busy-waiting on a slow environment. The cycle in automaton P
is the control cycle of a control program and only if the environmental clock
z passes some value, then the control program can undertake some action. It
is clear that time and memory consumption of exploration of the complete
reachable state space of P is very dependent on the value of LARGE. As we will
see in the next section, this can be avoided.
3 Exact acceleration
The timed automaton of example 2.2 illustrates the fragmentation of the reach-
able symbolic state space. In this section we propose a technique that elim-
inates the fragmentation that is due to special cycles. In section 3.1 we give
some basic denitions concerning cycles in timed automata. The subset of
cycles that we can accelerate, is dened in section 3.2. Finally, in section
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3.3 we dene the syntactical adjustment of a subset of timed automata that
accelerates the forward symbolic reachability analysis. We prove that this ad-
justment is exact with respect to reachability properties and that it accelerates
the forward symbolic exploration of the reachable state space.
3.1 An introduction to cycles
We start this section with the denition of two functions to obtain the source
and target locations of an edge of a timed automaton.
src((l; a; ; ; l
0
)) = l
trg((l; a; ; ; l
0
)) = l
0
For a sequence of edges E
c
= (e
0
; e
1
; :::; e
n 1
) 2 E
n
of a timed automaton, we
let Loc(E
c
) denote the set of locations that appear in the edges:
Loc(E
c
) = f l 2 L j 9
e2E
c
[ src(e) = l _ trg(e) = l ] g
A cycle in a timed automaton is a sequence of edges, dened as follows:
Denition 3.1 Let M = (L; l
0
;; X; I; E) be a timed automaton and let
n  1. We say that a sequence (e
0
; e
1
; :::; e
n 1
) 2 E
n
is a cycle, if the following
holds:

trg(e
i
) = src(e
i+1
) for all 0  i < n  1, and trg(e
n 1
) = src(e
0
), and

i 6= j ) e
i
6= e
j
for all 0  i; j < n.
The timed automaton of example 2.2 contains a cycle that, for example,
is dened by the edges L0 to L1, L1 to L2 and L2 to L0. For a cycle, we can
dene the number of times that it is executable.
Denition 3.2 Let E
c
= (e
0
; e
1
; :::; e
n 1
) be a cycle in some timed automaton
M and let m > 0. We say that the cycle is m-times executable, if a nite
compressed trace in Tr(M)exists with a suÆx, say of the form
((l
0
; 
0
); (l
0
; 
0
0
); (l
1
; 
1
); :::; (l
k 1
; 
0
k 1
); (l
k
; 
k
))
where l
0
= src(e
0
), such that the following holds:

the i-th action transition ((l
i
; 
0
i
); (l
i+1
; 
i+1
)) corresponds to edge e
i mod n

there are m  n action transitions
Example 3.3 The cycle in the timed automaton of example 2.2 is 1-time
executable. This can be understood from the following suÆx of a nite com-
pressed trace, of which the rst state obviously is reachable from the initial
state (we denote the clock interpretation  by a tuple that rst contains the
value (y) and second the value (z)):

(L0,(0,4)); (L0,(1,5)); (L1,(0,5)); (L1,(2,7)); (L2,(2,7)); (L2,(4,9)); (L0,(0,9))

Cycles in timed automata suer in general from a certain delay due to
invariants at locations and clock guards on edges. In many cases, this delay
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varies for every execution of the cycle. However, we will later see that there
exist cycles with a \xed" window of delay for each execution of the cycle.
But rst, we dene this window as an interval containing all possible delays
that can be accumulated by following the cycle exactly once.
Denition 3.4 Consider a timed automaton M and let E
c
= (e
0
; :::; e
n 1
)
be a cycle in M . We say that an interval [a; b] is the window of E
c
, if for all
subsequences of compressed traces in Tr(M), say of the form
((l
0
; 
0
); (l
0
; 
0
0
); (l
1
; 
1
); :::; (l
k 1
; 
k 1
); (l
k 1
; 
0
k 1
); (l
k
; 
k
))
such that l
0
= l
k
= src(e
0
) and every action transition ((l
i
; 
0
i
); (l
i+1
; 
i+1
)) is
due to edge e
i
(this subsequence thus denotes exactly one execution of E
c
),
the following holds:

the total amount of delay in this subsequence is an element of [a; b], and

for all d 2 [a; b] it holds that we can adjust the delays in the subsequence
such that they accumulate to d, and there exists a trace in Tr(M) of which
it is a subsequence.
This window property is not trivial. There are cycles with a window, as
we will see in lemma 3.8. Moreover, we can prove that not every cycle has a
window by providing a counter example.
Lemma 3.5 Not every cycle has a window.
3.2 Acceleratable cycles
In this section we introduce a subset of interesting cycles in timed automata.
These interesting cycles can use only one clock in the invariants, guards and
resets. This clock can be used to specify lower and upper bounds on the edges
of the cycle. This might seem like a strong restriction, but we argue that these
kind of cycles occur often in control graphs of, e.g., polling real-time systems.
Denition 3.6 Let M = (L; l
0
;; X; I; E) be a timed automaton, let E
c
=
(e
0
; :::; e
n 1
) 2 E
n
and let y 2 X. We say that the tuple (E
c
; y) is an acceler-
atable cycle, if

E
c
is a cycle,

I(l) is empty or has the form fy  cg for all l 2 Loc(E
c
),

if (l; a; ; ; l
0
) 2 E
c
, then either  is empty or has the form fy  cg, and 
is empty or only contains y, and

y is reset on all in-going edges to src(e
0
).
Clock y is called the clock of the cycle and location src(e
0
) is called the reset
location from now on. The cycle in our example automaton is an acceleratable
cycle, if we choose clock y as the clock of the cycle and L0 as the reset location.
The guards and invariants have the correct form for clock y and this clock is
reset on the only incoming edge of L0.
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To extract the constants from the clock guards and invariants, we dene
two partial functions cn
g
and cn
I
that map clock guards and invariants to
natural numbers:
cn
g
() = 0 if  = ;
cn
g
() = c if  = fy  cg
cn
I
() =1 if  = ;
cn
I
() = c if  = fy  cg
Acceleratable cycles have the property that if the cycle can be executed
once, then it can be executed innitely often. Consider, for example, the nite
compressed trace of example 3.3. The rst and the last state of this trace agree
on the value of clock y. Since the guards and invariants in the cycle are solely
concerned with this clock, the sequence action and delay transitions can be
repeated an arbitrary number of times.
Lemma 3.7 (Cycle consecution) Let (E
c
; y) be an acceleratable cycle of
some timed automaton M . If E
c
is 1-time executable, then it is m-times
executable, for all m > 0.
Our acceleratable cycles have a window, that can be computed from the
syntax of the timed automaton.
Lemma 3.8 (Window computation) Each acceleratable cycle has a win-
dow.
Proof (Sketch) Consider a timed automatonM = (L; l
0
;; X; I; E) with an
acceleratable cycle ((e
0
; e
1
; :::; e
n 1
); y). We show how to compute the window
from the syntax of the timed automaton.
Let (l
i
; a
i
; 
i
; 
i
; l
i+1
) denote edge e
i
. We can nd p natural numbers 0 
k
0
< k
1
< ::: < k
p 1
that exactly correspond to the indices of the edges on
which clock y is reset. Since we know by denition that y is reset on edge
e
n 1
, p is at least one. Next, we compute the following numbers for 0  j < p
(we dene k
 1
=  1):
a
k
j
= max f cn
g
(
i
) j k
j 1
< i  k
j
g
b
k
j
= cn
I
(I(l
k
j
))
Since we consider the guards and invariants of an acceleratable cycle, all the
numbers a
k
j
and b
k
j
are dened. We can show that the acceleratable cycle
has a window of
"
p 1
X
j=0
a
k
j
;
p 1
X
j=0
b
k
j
#
2
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Example 3.9 We saw that the timed automaton of example 2.2 has an accel-
eratable cycle starting in L0. Applying our technique of window computation,
we rst obtain that e
0
is the edge from L0 to L1, e
1
is the edge from L1 to L2,
and e
2
is the edge from L2 to L0. Since clock y is reset two times on these
edges, we have p = 2 and k
0
= 0 and k
1
= 2. Thus, a
0
= maxf0g = 0 and
a
1
= maxf1; 3g = 3. Moreover, b
0
= cn
I
(I(L0)) = 2, and b
1
= cn
I
(I(L2)) = 5.
Therefore, the acceleratable cycle has a window of [3; 7].
3.3 Acceleration
The motivation of this work is the acceleration of real-time model checking.
We explained that the time that model checking of the property 93(L4) for
the timed automaton of example 2.2 takes, is very dependent on the value of
the constant LARGE. This is due to the fact that many executions of the cycle
must be explored to let the value of clock z grow large enough. The following
denition appends an extra cycle, the meta transition, to automata with an
acceleratable cycle. As we will see, this appended cycle computes the eect of
the iterated execution of the acceleratable cycle.
Denition 3.10 Let M = (L; l
0
;; X; I; E) be a timed automaton and let
A = ((e
0
; :::; e
n 1
); y) be an acceleratable cycle. Let L = fl
0
; l
1
; :::; l
m
g, and
let e
i
= (l
i
; a
i
; 
i
; 
i
; l
i+1
). The acceleration of M is a new timed automaton
Acc(M;A) = (L
new
; l
0
;; X; I
new
; E
new
), where
L
new
= L [ fl
0
1
; l
0
2
; :::; l
0
n 1
g [ fl
0
0
g [ fl
00
1
; l
00
2
; :::; l
00
n 1
g
I
new
(l
i
) = I(l
i
) for all 0  i  m
I
new
(l
0
i
) = I(l
i
) for all 1  i  n  1
I
new
(l
0
0
) = ;
I
new
(l
00
i
) = I(l
i
) for all 1  i  n  1
E
new
= E [
f (l
0
; a
0
; 
0
; 
0
; l
0
1
); (l
0
n 1
; a
n 1
; 
n 1
; 
n 1
; l
0
0
) g [
f (l
0
0
; a
0
; 
0
; 
0
; l
00
1
); (l
00
n 1
; a
n 1
; 
n 1
; 
n 1
; l
0
) g [
f (l
0
i
; a
i
; 
i
; 
i
; l
0
i+1
); (l
00
i
; a
i
; 
i
; 
i
; l
00
i+1
) j for all 1  i < n  1g
Note that the denition of E
new
does not cover the simple case where
n = 1. Then, only two edges must be added: (l
0
; a; ; ; l
0
0
) and (l
0
0
; a; ; ; l
0
),
if e
0
= (l
0
; a; ; ; l
0
).
Example 3.11 Since the timed automaton of example 2.2 has an accelerat-
able cycle, we can construct the acceleration, see gure 2. The key idea behind
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L3
L2
y<=5
L0
y<=2 L4
L1
y<=4
L1’
y<=4
L2’
y<=5
L2’’
y<=5
L1’’
y<=4
L0’
y>3
y:=0
y>=3 z>=LARGE
y:=0y>=1 y:=0
y>=1
y>=3
y:=0y:=0
y>=1
y>=3
y:=0
Fig. 2. Automaton P
A
: the accelerated version of P .
the acceleration is that the new location L0', that mimics location L0, has no
invariant [17].
This acceleration is only interesting if we can use the accelerated version
of some automaton to model check properties of the original automaton. The
next theorem assures this, provided that the window of the acceleratable cycle
is relatively wide enough.
Theorem 3.12 (Equivalence of reachability) Let (L; l
0
;; X; I; E) be a
timed automaton M , let A be an acceleratable cycle of M with a window of
[a; b], and let  be a reachability properties of M .
3a  2b) (M j= , Acc(M;A) j= )
If the precondition of this theorem is not satised, then the acceleration is
still a safe over-approximation. Thus, if a state is unreachable in Acc(M;A),
then it is also unreachable in M . The fact that denition 3.10 unfolds the
acceleratable cycle twice to form the appended cycle, is the direct cause of the
necessary relative width of the window. It can be shown that the precondition
can be generalized to (i+1)a  ib, where i is the number of unfoldings of the
acceleratable cycle. This means that if a is strictly less than b, then we can
accelerate. At this time we do not know how to handle the simple case where
a = b.
It may seem that the addition of extra locations only increases the state
space. However, we claim that if the clock of the acceleratable cycle is also
reset on the rst edge of the cycle, then the acceleration is guaranteed to
work for breadth-rst forward symbolic reachability analysis. Note that if a
timed automaton has an acceleratable cycle, but does not satisfy the constraint
described above, then we can introduce a dummy location to assure that this
requirement is satised.
Example 3.13 Suppose that the timed automaton of example 2.2 does not
have a reset of y on the edge from L0 to L1. Then we add a dummy location
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between the locations L2 and L0 with invariant y  0. Next, the edge from
L2 to L0 is redirected to the dummy location. Finally, we add an extra edge
from the dummy location to location L0 that resets clock y.
The cycle that results from our trick is larger, but with the dummy lo-
cation as reset location, it satises the requirement for the eectiveness of
acceleration, as formalized in the next theorem.
Theorem 3.14 (Eectiveness of acceleration) Let the timed automaton
M be dened by (L; l
0
;; X; I; E) and let A = ((e
0
; :::; e
n 1
); y) be an acceler-
atable cycle. If y is reset on edge e
0
, then all states reachable by more than
one execution of the acceleratable cycle in M , are reachable by exactly one
execution of the appended cycle in Acc(M;A).
This theorem guarantees us that breadth-rst forward symbolic reachabil-
ity analysis is accelerated. When using a breadth-rst search-order, the ap-
pended cycle is \in parallel" explored with the rst few executions of the accel-
eratable cycle. Our eectiveness theorem assures that the symbolic state that
results from the execution of the appended cycle swallows the symbolic states
that result from two or more executions of the acceleratable cycle. Therefore,
the acceleratable cycle is only explored a small number of times. (The exact
number of times depends on the implementation of the model check algorithm,
but it will be independent of the dierence in time scale.)
4 Experimental results
To demonstrate the eect of acceleration, we collected run-time data for the
automaton of example 2.2 and for the automaton of example 3.11, which we
manually accelerated. We used the model checkers Uppaal and Kronos { both
with a breadth-rst search order { to verify whether or not location L4 is
reachable.
Uppaal 3.1.57 Kronos 2.4.4
P P
A
LARGE
10
3
10
4
10
5
10
6
Mem Time
[kB] [s]
1084 0.05
1488 2.98
6312 374
{ y
Mem Time
[kB] [s]
1084 0.01
1084 0.01
1084 0.01
1084 0.01
P P
A
LARGE
10
2
10
3
10
4
1; 5  10
4
#
45
432
4290
6432
#
21
21
21
21
Table 2
Run-time data comparing P and its accelerated version P
A
.
Table 2 shows the time and memory consumption of Uppaal, and the num-
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ber of states (in the table denoted by #) that Kronos explored, as functions
of the value of LARGE. The y in the table means that we ran out of patience:
the model checking takes more than 10 minutes. (Note that we do not want
to compare Uppaal and Kronos. We only demonstrate the insensitivity of the
accelerated version to the value of LARGE).
We can explain the constant time and memory consumption and the con-
stant number of explored states of P
A
by theorem 3.14. The breadth-rst
search order assures that the appended cycle is explored before the complete
exploration of the acceleratable cycle. The resulting symbolic state swallows
all the smaller symbolic states that result from execution of the acceleratable
cycle.
A less theoretical example is provided by a compiler which translates Up-
paal models to (i) executable LEGO Mindstorms code and (ii) another Uppaal
model of the run-time behavior of the executable code. We constructed a very
small example to illustrate how our acceleration technique can be used to
speed-up the verication of the run-time behavior.
Consider the processes P
0
and P
1
in gures 3 and 4. These processes
model a reactive program, called B, which controls two actuators and uses
two sensors.
S1S0 in1<10,in1>5
hurry! a:=ON
in1>=10 hurry! a:=OFF
in1<=5 hurry! a:=OFF
Fig. 3. Process P
0
.
S1S0
in2<3 hurry! b:=OFF
in2>=3 hurry! b:=ON
Fig. 4. Process P
1
.
Process P
0
uses sensor 1 (whose value is modeled by the variable in1) and
actuator A (whose mode is modeled by the variable a). Similarly, process P
1
uses sensor 2 and actuator B. Initially, both actuators are o. If the sensor
value of sensor 1 becomes between 5 and 10, process P
0
switches actuator A
on. If the sensor value leaves this region, then process P
0
switches actuator A
o again. Process P
1
functions in a similar manner.
Figures 5 and 6 are the environmental processes. The hurry dummy pro-
vides an always enabled synchronization over the urgent channel hurry, which
creates urgent edges. Note that all edges of P
0
and P
1
use this channel, with
the result that they are taken as soon as possible. The environment peri-
odically updates the sensor values with a \speed" expressed by the constant
LARGE.
After compilation of the model, we obtain the symbolic byte code pro-
gram of gure 7. There are three kinds of instructions present. First, there
are assignments, e.g., v[0]:=0 and actmode[A]:=off. The rst assignment
manipulates the internal variable with index zero. The second assignment
manipulates the mode of actuator A. Second, there are \test and branch far"
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S0
hurry?
Fig. 5. The hurry dummy.
S3
x<=LARGE
S2
x<=LARGE
S1
x<=LARGE
S0
x<=LARGE
x==LARGE
in1:=7, x:=0
x==LARGE
in2:=5, x:=0
x==LARGE
in1:=0, x:=0
x==LARGE
in2:=0, x:=0
Fig. 6. The environment.
0000 v[0] := 0
0005 v[1] := 0
0010 actmode[A] := off
0012 actmode[B] := off
0014 tbf 0!=v[0], 51
0022 tbf 10<=snsval[0], 48
0030 tbf 5>=snsval[0], 48
0038 v[0] := 1
0043 actmode[A] := on
0045 baf 106
0048 baf 106
0051 tbf 10==snsval[0], 67
0059 tbf 10>=snsval[0], 77
0067 v[0] := 0
0072 actmode[A] := off
0074 baf 106
0077 tbf 5==snsval[0], 93
0085 tbf 5<=snsval[0], 103
0093 v[0] := 0
0098 actmode[A] := off
0100 baf 106
0103 baf 106
0106 tbf 0!=v[1], 143
0114 tbf 3==snsval[1], 130
0122 tbf 3>=snsval[1], 140
0130 v[1] := 1
0135 actmode[B] := on
0137 baf 164
0140 baf 164
0143 tbf 3<=snsval[1], 161
0151 v[1] := 0
0156 actmode[B] := off
0158 baf 164
0161 baf 164
0164 baf 14
Fig. 7. The executable
byte code.
instructions, e.g., tbf 0!=v[0], 51. If the boolean expression 0!=v[0] eval-
uates to true, then control is transferred to the instruction with address 51.
Otherwise, control is transferred to the next instruction. Finally, there are
\branch always far" instructions, e.g., baf 14. This instruction transfers con-
trol to the instruction with address 14.
The byte code simulates one interleaving of P
0
and P
1
. In an innite while
loop the processes execute action transitions in an alternating way. This loop
starts with the instruction at address 14, and ends with the \baf" instruc-
tion at address 164. The \tbf" instructions inside the loop implement the
alternation between P
0
and P
1
and the guards on the edges.
The second product of compilation is a model of the run-time behavior
of the byte code program of gure 7. This model naturally contains the
environmental processes of gures 5 and 6. The processes P
0
and P
1
, however,
are replaced by an exact model of the run-time behavior of the generated byte
code, which is depicted in gure 8.
The \byte code process" of gure 8 is constructed by concatenation of
models of the individual instructions of the executable byte code program
[15]. Location Si models the i + 1-th instruction. For example, location S0
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S4
x<=160
S3
x<=50 S2
x<=50
S1
x<=50
S0
x<=50
S34
x<=40
S33
x<=40
S32
x<=40
S31
x<=50
S30
x<=50
S29
x<=160
S28
x<=40
S27
x<=40
S26
x<=50
S25
x<=50
S24
x<=160
S23
x<=160
S22
x<=160
S21
x<=40
S20
x<=40
S19
x<=50
S18
x<=50
S17
x<=160
S16
x<=160
S15
x<=40
S14
x<=50
S13
x<=50
S12
x<=160
S11
x<=160
S10
x<=40
S9
x<=40
S8
x<=50
S7
x<=50
S6
x<=160
S5
x<=160
x>=40
x:=0,
pc_P0:=0
x>=40
x:=0,
pc_P1:=0
x>=40
x:=0,
P0___a:=0
x>=40
x:=0,
P1___b:=0
x>=100,
pc_P0!=0
x:=0
x>=100,
pc_P0==0
x:=0
x>=100,
in1>=10
x:=0
x>=100,
in1<10
x:=0
x>=100,
in1<=5
x:=0
x>=100,
in1>5
x:=0
x>=40
x:=0,
pc_P0:=1
x>=40
x:=0,
P0___a:=1
x>=10
x:=0
x>=10
x:=0
x>=100,
in1==10
x:=0
x>=100,
in1!=10
x:=0
x>=100,
in1<=10
x:=0
x>=100,
in1>10
x:=0
x>=40
x:=0,
pc_P0:=0
x>=40
x:=0,
P0___a:=0
x>=10
x:=0
x>=100,
in1==5
x:=0
x>=100,
in1!=5
x:=0
x>=100,
in1>=5
x:=0
x>=100,
in1<5
x:=0
x>=40
x:=0,
pc_P0:=0
x>=40
x:=0,
P0___a:=0
x>=10
x:=0
x>=10
x:=0
x>=100,
pc_P1==0
x:=0
x>=100,
in2==3
x:=0
x>=100,
in2!=3
x:=0
x>=100,
in2<=3
x:=0
x>=100,
in2>3
x:=0
x>=40
x:=0,
pc_P1:=1
x>=40
x:=0,
P1___b:=1
x>=10
x:=0
x>=10
x:=0
x>=100,
in2>=3
x:=0
x>=100,
in2<3
x:=0
x>=40
x:=0,
pc_P1:=0
x>=40
x:=0,
P1___b:=0
x>=10
x:=0
x>=10
x:=0
x>=10
x:=0
x>=100,
pc_P1!=0
x:=0
Fig. 8. The Uppaal process of the byte code program.
models the rst instruction, the assignment v[0]:=0. Clock x is used to model
the duration of the instruction, which in this case is between 40 and 50 time
units. The actual assignment is performed on exit of the location.
Note that every cycle in the byte code process is an acceleratable cycle.
Due to the timing uncertainty of the instructions, many of these acceleratable
cycles satisfy the window constraint 3a  2b of theorem 3.12. However, our
theory of exact acceleration has been developed for \simple" timed automata.
Uppaal models dier on three points:

The presence of bounded integer variables.

Parallel composition of processes. This, for example, introduces additional
135
Hendriks and Larsen
location invariants on the locations of acceleratable cycles.

The presence of urgent locations, committed locations and urgent channels.
Our theory can be adapted to overcome the rst two dierences. However,
examples show that the presence of urgent channels can disturb the exactness
of the acceleration. A solution to this is not yet known.
We implemented our theory of exact acceleration in the compiler to ac-
celerate idle cycles of the byte code processes. These idle cycles occur when
no transitions of the source processes of the byte code are enabled. In this
situation, the byte code process tests all guards, but nds none satised. As
a result, the byte code process displays useless busy-waiting behavior.
Our implementation uses a compressed version of the appended cycle as in
denition 3.10. Moreover, we included the schemes to overcome the problems
of bounded integer variables and parallel composition. Although we have
not yet proven that this results in exact acceleration, we believe that it does
when no urgent channels are used. Note that it certainly always is an over-
approximation which can be used to check the truth of invariance and untruth
of reachability properties.
To demonstrate the eect of this automatic application of exact accel-
eration, we checked two properties for the generated model of the run-time
behavior of the byte code.
82(in1==0 ) in1==0)(1)
Property 1 obviously is always true. Consequently, the complete reachable
state space will be explored.
93(Env.S3)(2)
Property 2 is used to explore part of the reachable state space. We can verify
the truth of this property in the accelerated model under the assumption that
our implementation is an exact acceleration.
We measured the time and memory consumption for these two properties
as a function of the value of the constant LARGE for the unaccelerated model
B and for the model B
A
in which four idle cycles are accelerated. See table 3
and table 4 for the results.
B B
A
LARGE
10
3
10
4
10
5
10
6
Mem [kB] Time [s]
1084 0.05
2412 0.38
7492 16.20
54676 2175.92
Mem [kB] Time [s]
1084 0.07
2276 0.27
4548 7.72
26704 1048.14
Table 3
Run-time data of for property 1.
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B B
A
LARGE
10
3
10
4
10
5
10
6
Mem [kB] Time [s]
1084 0.02
2212 0.18
4876 7.65
28716 880.37
Mem [kB] Time [s]
1084 0.03
1084 0.07
2084 0.16
3260 5.46
Table 4
Run-time data of for property 2.
The phenomenal speed-up of the theoretical example is not achieved in the
more realistic example of the byte code. However, it seems that exploration
of the complete reachable state space is approximately 2 times cheaper when
LARGE becomes greater than 10
5
. Exploration of only a part of the reachable
state space shows a larger improvement: it is approximately 43 times faster
when LARGE equals 10
5
, and approximately 160 times faster when LARGE equals
10
6
. The data suggests that this dierence will increase as LARGE increases.
5 Conclusion
In this paper we have presented an acceleration technique for forward symbolic
reachability analysis of timed automata. Our technique is applicable to a
subset of timed automata, namely those that contain acceleratable cycles.
We append an extra cycle to the timed automaton that in one execution
computes the result of the iterated execution of the acceleratable cycle in the
original automaton. Whether or not a cycle is acceleratable, and the form
of the appended cycle are easily computable from the syntax of the timed
automaton.
We have proven that our syntactic adjustment is exact with respect to
reachability properties and that it will speed up forward symbolic reachability
analysis with a breadth-rst search order. Using the model checkers Uppaal
and Kronos, we have demonstrated that our technique can seriously reduce
the time and memory consumption of the model check process. Moreover, we
have shown how exact acceleration can automatically be applied, and that
this gives a signicant improvement.
Future work. It would be interesting to investigate the weakening of the
constraints on acceleratable cycles, as used in this paper. We can probably
permit upper bounds on the clock of the cycle and lower bounds on the other
clocks on the edges of the cycle. As we already pointed out in section 4,
the invariants of the cycle may also contain other clocks than the clock of the
cycle. Another point of interest is to replace the acceleratable cycle by a linear
structure. This could drop the dependency on the breadth-rst search order.
Generalization of our technique to Uppaal models is almost necessary for
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the practical applicability. As we already mentioned, parallel composition and
bounded integer variables of Uppaal probably pose no problems. The urgent
channels, however, do, and additional research is needed to discover their exact
nature in a setting of acceleration. Another important issue are the additional
cycles that result from the parallel composition of automata. These cycles {
that thus only exists in the parallel composition { could be signicant for our
technique. Yet, the technique in its present form cannot handle these cycles.
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